Summary of Vertex/Tracking

A. Sugiyama(Saga U.)

Talk list

Performance of the tracking system of the 4-th concept C. Gatto(INFN) Development of an ILC vertex detector sensor with single bunch crossing tagging J. Brau(Oregon) FPCCD Vertex detector for ILC Y. Sugimoto(KEK) Performance of FPCCD vertex detector T.Nagmaine(Tohoku) B.Schumm(UCSC) Simulation of the SiD Tracker Development of Microstrip Readout at SCIPP B.Schumm(UCSC) The trf Track Reconstruction package N.Graf(SLAC) Current status of the silicon strip sensor development in Korea H.J.Kim(Kyungpook) Study on GEM and TPC in Tsinghua University Y.Li(Tsinghua) The preliminary results of MPGD-based TPC performance at KEK Y.Kato(Kinki) Micromegas TPC studies in a 5 Tesla magnetic field P.Colas(Saclay) with a resistive readout Prototype test for LP TPC A.Sugiyama(Saga) A.Aoza(Saga)

A simulation study of GEM gating at ILC

3 talks VTX Si tracker 3 talks Gas tracker 5 talks 2 talks simulation

Brief Introduction of Vetex

required point resolution~ a few umlow material< 0.5% X0</td>Occupancy< 1%</td>

Key issue of R&D



Bkg. hits exceed "occupancy limit" (1%) after ~3000BX(1 train) w/ standard 20um pixel

Solution: 1) read data before Occ. exceed limit (20 times/train) can we read all data within 50usec? Column parallel CCD, CMOS, DEPFET 2) store data and reset sensor(20 depth in storage or 20 times finer pix.) can we store data? read all data (within 199msec). ISIS, Macro/Micro make pixel size small(20 times smaller in area; 5um pixel) can we make? FPCCD "Proof of Principle" with reasonably low power dissipation, talks at this WS many more things high S/N, mechanical design, support, cooling low material (thinning), Optimization under physics benchmark tough rad. hardness away from RF pick-up Software development



Development of an ILC vertex detector sensor

with single bunch crossing tagging



Chronopixel[†] Sensors for the ILC

Macro / (50um pitch / high speed(timing) /

Micro 5um pitch) precise position Macro only (50um pitch) bunch tag (timing) store 4 deep timing info.

> occupancy/train ~23% But prob. for getting 4 or more hits ~10⁻⁴ as Poisson statisitics



563 Transistors (2 buffers +calibration) bunch timing seems to be quite useful for self tracking capability

current design(50um) use 180nm tech. 50 µm x 50 µm

> 45nm tech. enable 20um or smaller pixel @ near future









Last summer-

- o Analog design completed
- Digital design of in-pixel circuit completed
- Digital design of readout completed

Near term plans as of last summer

- Explore alternative pixel designs now completed
- Finish analog design and detailed pixel simulation now completed
- Layout circuit now completed

Medium term plan (2007-2008)

- Fabricate 5mm×5mm protoype with 50 μm × 50 μm pixels in 180nm CMOS (Requires supplemental funding)
- Fabricate readout board (SLAC)
- Test with laser in lab
- Test with sources in lab
- Simulated charge collection efficiency of TSMC prototype and ultimate device - in progress

FPCCD Vertex Detector for ILC

Y.Sugimoto (KEK)





Mechanical design of Ladder



max. deformation is 0.54um w/o gap 0.72um w/ 0.2mmgap Deformation by self-weight is calculated by FEA program COMSOL

The most important progress is HAMAMATSU agree to make FPCCD in FY2007

"Performance of FPCCD" T.Nagamine(tohoku) Full simulation : impact parameter resolution, bkg, **Background** rate Plain vs. anti-DID in VTX 10000 per cm² plane solenoid By Fujishima, 9000 anti-DID 8000 Saga Univ. 7000 rate 6000 50 hits/mm² 5000 **Background** 4000 3000 20 hits/mm² 2000 1000 R: 20, 22, 32, 34, 48, 50 mm

- CAIN/Jupiter/Geant4 results
- Beam Parameter: nominal 500GeV, 14mrad
- Background rate is reduced to 1/2 with ANTI-DID Field

Efficiencies for different hit rates



Impact Parameter Resolution R dependence (OLD Geometry)



- Impact Parameter Resolution(R-phi plane) v.s. Momentum
- μ⁻ at cos(θ)=0.05
- Impact Parameter Resolution increases as radius increases

it can meet the goal if R<20mm

Si tracker

(IT + main) spent 1+2+3=6hrs @ review session not many talks in the parallel session

FE electronics

how to read a lot of channel how to suppress noise Power recycling

Mechanical issue how to mount/align

Sensor

Current status of the silicon strip sensor d evelopment in Korea





AC-type single-sided strip sensor

Silicon Strip Sensor Summary

• yields

type	DC-type	AC-type
single-s ided	90%	80%
double- sided	< 30%	N/A



H.J.Kim

fabrication line

line	DC-type	AC-type
5 inch	double/single-sided	single-sided
6 inch	single-sided	single-sided (in pro aress)
8 inch	thickness (725 um, can be thinned ~500 u m)	

Double sided silicon sensor, DC-type single side d silicon sensor and AC-type single sided silicon sensor was successfully produced and tested.

- Beam test and radiation damage shows that de veloped sensor can be used for the ILC environ ment.
- Radioactive source test and beam test showed that S/N ratio is good enough for the ILC envi ronment.
- Electronics R&D is under progress.

SCIPP R&D on Time-Over-Threshold Electronics and Long-Ladder Readout

B.Schumm

Use of time-over-threshold (vs. analog-todigital conversion) permits real-time storage of pulse-height information.

→ No concern about buffering

→ LSTFE system can operate in arbitrarily high-rate environment; is ideal for (short ladder) forward tracking systems as well as long-ladder central tracking applications.

DIGITAL ARCHITECTURE SIMULATION

ModelSim package permits realistic simulation of FPGA code (signal propagation not yet simulated)



Simulate detector background (innermost SiD layer) and noise rates for 500 GeV running, as a function of readout threshold.

Per 128 channel chip ~ 7 kbit per spill → 35 kbit/second

For entire SiD tracker ~ 0.5-5 GHz data rate, depending on ladder length (x100 data rate suppression)



- Using GLAST "cut-off" (8 channel) sensors; 237 um pitch with 65 um strip width
- Have now studied modules of varying length, between 9cm and 72cm. [2/1/07: Now have up to 143 cm...]

Strip resistance for fine pitch could be an issue

are starting careful study and considering options

feedback to detector/module design.



Simulation Results from the Santa Cruz Linear Collider Group

B.Schumm

Goals:

- Verify tracking efficiency for all-silicon tracking
- Verify track parameter resolution





~30% of findable track are found. low!! it may be improved w/ CAL and Z segment

Track Reconstruction: the trf toolkit

Develop track reconstruction package Definition: Digit -> Cluster -> Hit (finder) trajectory space (fitter) N.Graf

Track finder use a conformal mapping technique

tt →six jets # of Hits

of tracks found



Full Kalman Fit pulls













Single 10GeV muons in central region (5 2D + 5 1D pts).

Test Detector w/ELoss and MCS

Performance of the 4th Concept Tracking System



- D. Barbareschi
- V. Di Benedetto
 - E. Cavallo
 - F. Ignatov
- A. Mazzacane
- G. Terracciano

Progress in full simulation study



Brief Introduction of TPC

Required position resolution ~ 100-120um $\sigma_{P}/P \sim 10^{-4}P$ Good two track separation

Key Issue

Can we achieve this resolution @ 2.5m drift?



High B field suppress transverse diffusion.

MPGD (GEM, Micromegas) - TPC is a candidate as it is free from ExB effect. Many groups have been studied performances using small prototype.

R&D towards TDR

phase I "Demonstration" Small Prototype We are here

Consolidation" Large Prototype phase III "Design"



besides the resolution gas study ion backdrift neutron background non-uniform B/E field

software

Readout method standard pad readout std+charge dispersion advanced pixel readout electronics material budget at endplate



Tsinghua U. group has joined LC-TPC collab.

though Y.Gao has been a member already

"Study of GEM and TPC in Tsinghua Univ." Yulan Li

Projects under study:

- Experimental study of GEM detectors
- ✓ GEM foil etching
- ✓ Electronic Readout
 - FET array readout for X-ray imaging

> ASIC

TPC based on GEM readout

φ100μm GEM foil etching

Based on FPCB Technology







- Based on general FPCB manufacturer, failed in the alignment of mask (30 μ m/100 μ m)

φ70μm GEM foil etching

Based on laser Technology (Drilling)etching copper, then laser drilling





Low efficiency, also failed in alignment

They decided to setup a whole system ! Cu etching Kapton etching Effective area up to 30cm x 30cm

will be ready in 2~3 months

They have own small prototype TPC



Future working plan

Continue study on SP@ Tsinghua

- Optimal working gas
- Gating: simulation, different GEM foil conf.
- Continue study on GEM foil manufacture
- ✓ Test under magnet
- Join the CDC/Philippine LP work on GEM panels

Join the design team of LCTPC electronics

The preliminary results of MPGD-based TPC performance at KEK beam test

Y.Kato

pi beam at KEK-PS w/ PCMAG (1T)

Spatial resolution

GEM





Micromegas TPC studies in a 5 Tesla magnetic field with a resistive readout P.Colas

Resolution = 50 μ independent of the drift distance



using 5T mag.@DESY



Prototype test for LCTPC

A.Sugiyama

Pre-prototype GEM panel for engineering R&D of LP1

Pre-prototype readout pad plane pad~1mm x 5.5mm total 3600 pdas/panel

 \square



GEM mount/stretc test

A Simulation Study of GEM gating at ILC-TPC

A.Aoza



Proper "Step size" in "Garfield" must be chosen !!



We will try to find a better operation condition or better structure of GEM